 |
StencilStream v3.0.0
SYCL-based Stencil Simulation Framework Targeting FPGAs
|
Loading...
Searching...
No Matches
|
StencilStream v3.0.0
SYCL-based Stencil Simulation Framework Targeting FPGAs
|
This is the complete list of members for stencil::tdv::single_pass::PrecomputeOnHostStrategy::GlobalState< TransFunc, max_n_iterations >, including all inherited members.
| GlobalState(TransFunc function, uindex_t iteration_offset, uindex_t n_iterations) | stencil::tdv::single_pass::PrecomputeOnHostStrategy::GlobalState< TransFunc, max_n_iterations > | inline |
| GlobalState(GlobalState const &other) | stencil::tdv::single_pass::PrecomputeOnHostStrategy::GlobalState< TransFunc, max_n_iterations > | inline |
| TDV typedef | stencil::tdv::single_pass::PrecomputeOnHostStrategy::GlobalState< TransFunc, max_n_iterations > |
1.9.8